Close category search window
 

Clock Synchronization Through Discrete Control Correction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Bittel, R. ; Defense Communication Agency System Engineering Facility, Reston, VA, USA ; Elsner, W. ; Helm, H. ; Mukundan, R.
more authors

Synchronization plays an important role in digital communication networks. A procedure for synchronizing the local clocks in anN-node network is explored in this concise paper. The procedure, termed "discrete control correction," utilizes buffer contents and rates to derive correction signals to the local VCXO's. The system is formulated as a second-order matrix difference equation, which is examined for stability. A two-node network is analyzed as an example, and stability bounds are determined for the control parameters.

Published in:
Communications, IEEE Transactions on  (Volume:22 ,  Issue: 6 )

Date of Publication: Jun 1974

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.