By Topic

On Optimum Digital Phase-Locked Loops

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Gupta, Someshwar C. ; Southern Methodist Univ., Dallas, TX

This paper gives the design procedure of optimum digital filters for analog-digital phase-locked loops. The inputs considered are the step and ramp change in phase. The digital filters can easily be realized on the digital computer or otherwise. Design curves are given to choose proper noise bandwidth, sampling period, and loop parameters. It is shown that the optimum digitalanalog phase-locked loop is not the discrete version of the optimum continuous phase-locked loop.

Published in:

Communication Technology, IEEE Transactions on  (Volume:16 ,  Issue: 2 )