By Topic

Thin low-temperature gate oxides for vertical field-effect transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Goryll, M. ; Inst. fur Schichten und Grenzflachen, Forschungszentrum Julich GmbH, Germany ; Moers, J. ; Trellenkamp, St. ; Vescan, L.
more authors

We have investigated a novel technique for growing silicon dioxide gate dielectrics of 3-4 nm thickness using wet oxidation at a low temperature of 600°C. While this method is ideally suited to prevent dopant diffusion in small vertical MOSFETs the quality of the oxide layers is comparable with conventional gate oxide layers being grown by rapid thermal processing. Ellipsometric thickness measurements show a thickness variation of only 2% over a 3" wafer. To determine the interface state density we used both the QS-HF-CV and the conductance measurement method. A comparison of these two measurement methods shows that the latter can be applied even in the presence of a high tunnelling cut-rent through the thin oxide layers. We were able to achieve a midgap interface state density of 3×1011cm-2eV-1, being comparable with previously published results.

Published in:

Advanced Semiconductor Devices and Microsystems, 2002. The Fourth International Conference on

Date of Conference:

14-16 Oct. 2002