By Topic

Design of a logic circuit for microprocessor recovery from a power failure and a transient fault

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

Nonredundant microprocessor ({\mu}p) controlled systems often necessitate the use of built-in algorithms and/or hardware logic in order to ensure reliable and smooth functioning of the {\mu}p whenever a fault occurs during normal operation or power-up sequence. In this paper, we present a class of fault-detection algorithms and hardware recovery circuit along with their implementation methodology. The novelty of the proposed design lies in the simplicity of the logic circuit and software algorithms and their ready adaptability to any {\mu}p .

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:34 ,  Issue: 4 )