By Topic

An oversampling analog-to-digital converter topology for high-resolution signal acquisition systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

High-precision analog-to-digital converters (ADC's) which periodically sample continuous time waveforms are required in many "signal acquisition" applications such as digital audio and instrumentation. This paper describes a specific topology for an oversampling differential pulse code modulation (DPCM)-type ADC that requires neither an analog anti-aliasing filter nor a sample-and-hold. Dithering techniques are presented which cause the quantization error to resemble an additive Gaussian white-noise source whose mean and variance are independent of the input. A smoothing technique is presented which improves the linearity of the ADC's transfer function. Results presented are based on both simulations and measurements of a test system constructed from discrete components. The potential for integration in a standard digital CMOS process is discussed.

Published in:

IEEE Transactions on Circuits and Systems  (Volume:34 ,  Issue: 1 )