By Topic

Reconfigurable systolic array implementation of quadratic digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

In this correspondence, we present a new reconfigurable implementation structure for quadratic digital filters using systolic arrays. The structure is based on matrix decomposition realizations and exhibits high parallelism, great modularity, and regularity. It is flexible enough to accommodate any quadratic filter of a given order and rank, just by opening a number of switches and tuning a set of parameters at each active module.

Published in:

IEEE Transactions on Circuits and Systems  (Volume:33 ,  Issue: 8 )