By Topic

VLSI implementation of two-dimensional digital filters via two-dimensional filter chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

In this paper we consider the realization of an arbitrary two-dimensional (2-D) rational transfer function, which represents an infinite impulse response (IIR) 2-D filter, in terms of low-order 2-D polynomials. These low-order polynomials are implemented via a bit-sliced chip, and are used as standard building blocks for the implementation of the general 2-D digital filter. Different general realization methods are considered and are modified in order to incorporate the standard 2-D chips. The resulting structures have reduced complexity and they exhibit a high degree of regularity and modularity. Furthermore, the number of 2-D low-order filter chips required for the implementation of the given filter is substantially reduced, compared to the number of 1-D chips required by regular general implementations.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:33 ,  Issue: 2 )