By Topic

A bit-serial architecture for digital signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

This paper describes the architecture of a bit-serial VLSI circuit designed for digital signal processing applications. This circuit is capable of performing matrix-vector multiplications in a totally pipeline fashion. Although this circuit naturally performs multiplication of a3 times 3matrix with a 3-element vector at a time, it can perform a (matrix)times(vector) operation of any size. Under different control modes, the same architecture can also perform vector addition and scalar multiplication of vectors of arbitrary length. The circuit has been designed for a single chip implementation using 4mu-NMOS technology. The word size of the chip is 16 bits, and the data is provided in 2's complement form. The chip contains approximately 6000 transistors in an area of 5.7{mm}^{2}and operates with a 6-MHz two-phase clock in direct interface with a 6-MHz microprocessor. It can also be interfaced with a programmable digital signal processor. The chip is housed in a 64-pin DIP. A self-testing scheme incorporated into the design allows fault detection and isolation in a particular unit (storage or arithmetic unit) during the data processing.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:32 ,  Issue: 3 )