Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A pipelined recursive residue number system digital filter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

The well-known advantages of pipelining as applied to Finite Impulse Response (FIR) Residue Number System (RNS) arithmetic digital filters is extended to the important area of Infinite Impulse Response (IIR) digital filters through a new technique based on augmentation of the IIR transfer function. Through this technique, pipelined IIR filters based on RNS Read-Only-Memory (ROM) table look-up techniques can be designed which offer throughput rates equal to the table look-up time of the ROM's. This high-speed realization can be achieved even though the recursive filter algorithm requires multiple delays in realizing the output of the filter. For the example of a typical second-order IIR filter, the pipelined structure represents a five-fold increase in speed over standard techniques. Higher order realizations will yield proportionately higher speed improvements. Although the new technique does increase somewhat the hardware complexity of the filter, the increase in speed will often justify the additional hardware. The paper discusses the basic technique, stability considerations, and hardware realizations.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:31 ,  Issue: 4 )