By Topic

Orthogonal digital filters for VLSI implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

In this paper, an algorithm is developed for the realization of any stable, passive digital rational transfer function in a cascaded interconnection of similar processors with only nearest neighbor links. Extremely high throughput rates are shown to be achievable since the realization yields a pipelineable architecture. By appropriately choosing some normalization constants, limit cycle and overflow oscillations can also be eliminated. Experimental evidence is presented to show the low sensitivity of the structure with respect to perturbations of its parameters. The realization algorithm is extremely simple to implement, particularly for Butterworth, Chebyshev, and Elliptic Selective Filters. The procedure presented here is an outgrowth of certain results in stochastic estimation theory, involving in particular, the so-called fast Schur algorithm for lattice filters.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:31 ,  Issue: 11 )