By Topic

High- speed PLL and frequency synthesizer for low frequencies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Conventional phase-locked loops (PLL's) lack speed, because ordinary phase comparators cannot achieve time-continuous phase detection, introducing equivalent time delays into the loops. This paper presents a PLL reconstructed to derive time-optimal responses. First, VCO's and filters are replaced by time-discrete ones, eliminating the stability problem caused by the time delay. Second, period rather than frequency is employed as the controlled variable for utilizing digital phase comparators as linear time comparators. A prototype consisting of about 20 IC's is tested.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:31 ,  Issue: 10 )