By Topic

Two-dimensional stochastic model for interconnections in master slice integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Two-dimenslonal stochastic models for Interconnections in master slice LSI are described. Several limit theorems are derived for estimating the wiring area on large chips in terms of average wire length \bar{R} , average number of wires emanating from each logic block \lambda , and wire trajectory parameters. The expected value of the maximum number of tracks per channel on an N \times N chip is shown to be less than O(\ln N) as long as \bar{R} does not grow faster than O(\ln N) . If \bar{R} > O(\ln N) , then the expected maximum number of tracks is O(\bar{R}) . Simple bounds on the expected wiring area are given and numerical results compared to the earlier work by Helier et al.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:28 ,  Issue: 2 )