By Topic

Mappings and algorithms for gate modeling in a digital simulation environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

It is obvious that there are different degrees of approximation to the signal values in digital circuits. The more signal states we use in digital simulation, the more information we can expect from the simulated result. On the other hand, the cost to design and implement a digital simulator will increase substantially as the number of states increases. Also, it takes more computer time to complete a simulation run in this case. Consequently one of the major tasks in designing a digital simulator is to select the proper number of signal values. It is usually adequate to use a five-value signal model in design verification and a three-value signal model in fault simulation. A complete analysis of these two models is presented in this paper. In addition, formal mathematical mappings and algorithms are synthesized for these models.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:26 ,  Issue: 5 )