Scheduled System Maintenance on December 17th, 2014:
IEEE Xplore will be upgraded between 2:00 and 5:00 PM EST (18:00 - 21:00) UTC. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Graphical Layout System for IC Mask Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

The Fairchild graphical layout system is a design tool for the layout and production of masks for large-scale integrated circuits. Its purpose is to reduce the time delay from the specification of a circuit design in schematic form to the production of a set of masks to be used in the manufacturing process. The system operates on an IBM 1130 computer with 16K 16-bit words of core memory. A Sanders display system built to Fairchild specifications makes possible rapid graphic man-machine interaction. An entire design may be carried out at the display or portions of it may be entered through punched cards. Final output consists of masks cut on a Calcomp plotter, line drawings, and/or digital images of the design which may be saved for later use and modification, or for output on other media (e.g., reticle generators). The use of a grid system for determining coordinate positions together with software windowing and scaling has produced a layout design package that is easy to use and provides rapid response to user requests with a relatively small low-speed computer. The graphical layout system produces circuit layouts with resolutions that are an order of magnitude greater than the resolution of the CRT display.

Published in:

Circuit Theory, IEEE Transactions on  (Volume:18 ,  Issue: 1 )