Cart (Loading....) | Create Account
Close category search window

A Precision Sample and Hold Circuit with Subnanosecond Switching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

This paper is concerned with the analysis, design, and physical embodiment of a sample and hold circuit for use in a high speed, high performance (9-digit) PCM system. A precision bilateral gate employing gallium arsenide diodes is at the heart of the circuit. Subnanosecond recovery time, low capacitance (<1 pf), and large forward conductance characterize the gate diodes. Switching of the gate is accomplished at about a 12 Mc/sec sampling rate by a fast driver circuit. To prevent excess current drain from the signal source a constant current source is switched in by the driver to dominate charging of the holding capacitor when the difference between the input and held voltages is large. As the input and output signals approach correspondence, RC charging from the signal source predominates. The approximate dual mode operation of the gate permits a piecewise linear analysis applicable to transmission and switching performance. An equivalent block diagram for the sample and hold circuit is developed that contains linear filters and zero memory nonlinear networks. Nonlinear distortion is evaluated for a bandlimited white noise probe. To approach an over-all system performance limited largely by quantizing noise, the sample and hold circuit must be designed to introduce minimum signal impairment. This necessitates switching in less than one nanosecond and maintenance of the held waveform flat to within about one part in 5,000. Achievement of these difficult requirements is assured through careful analysis, design, and embodiment and has been verified by experiment.

Published in:

Circuit Theory, IEEE Transactions on  (Volume:11 ,  Issue: 3 )

Date of Publication:

Sep 1964

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.