By Topic

Decision and clock recovery circuits for gigahertz optical fiber receivers in silicon NMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Enam ; University of California, Los Angeles, CA, USA ; A. Abidi

New design techniques for implementing a data and clock recovery circuit on a silicon NMOS monolithic IC employing 1-μm feature sizes, and operating at speeds greater than 2 Gbit/s are described. A clocked comparator can resolve a 60-mV peak-to-peak signal into logic levels at 2 Gbit/s. The circuit can tolerate a 100° phase margin between the incoming signal and the clock. An NRZ data rate of 4 Gbit/s may be resolved by two such multiplexed circuits following a preamplifier in the same technology. A VCO capable of operation at 2 GHz in a PLL, that does not require off-chip components, is also described. An observer loop concept is employed in the PLL to align the recovered clock signal with the incoming data.

Published in:

Journal of Lightwave Technology  (Volume:5 ,  Issue: 3 )