By Topic

Margins and yield in single flux quantum logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. A. Hamilton ; Nat. Inst. of Stand. & Technol., Boulder, CO, USA ; K. C. Gilbert

Simulations are used to optimize the design of simple rapid single flux quantum (RSFQ) logic gates and to determine their margins. Optimizations based on maximizing the smallest (critical) margin result in critical margins in the range of 19-50%. A Monte Carlo approach is used to illustrate the relationship between margins and process yield. Based on single gate simulations, the results show that 1 sigma parameter spreads of less than about +or-5% will be required to make medium- or large-scale integrated RSFQ logic circuits. A single-bit full adder using five RSFQ gates and a local self-timing network are simulated with discrete components. The full adder used 2000-A/cm/sup 2/ junctions with a specific capacitance of 0.04 pF/ mu /sup 2/ and had a logic delay of 87 ps and a worst-case margin of +or-19%. A small margin reduction which is not present in the individual gate simulations results from loading.<>

Published in:

IEEE Transactions on Applied Superconductivity  (Volume:1 ,  Issue: 4 )