By Topic

Three-layer 1.3 µm In1-xGaxAsyP1-ylasers with quaternary confining layers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Prince, F. ; Instituto de Física, Sao Paulo, Brazil ; Patel, N. ; Chang, Shih‐Lin ; Bull, D.

Improvements in the surface morphology of InGaAsP DH wafers were obtained with addition of small amounts of Ga and As in the confining layers. This method was used to improve interface flatness between active and confining layers, consequently improving wafer yield and reproducibility. Three-dimensional lattice-mismatch data of the confining layers were determined in detail using simultaneous multiple Bragg diffraction of X-rays. In all wafers tested, independent of the active layer thickness, the maximum threshold current density Jthwas at most 60 percent higher than Jthminimum. The minimum normalized threshold current density obtained by us-3.4 kA/cm2μmis to our knowledge the lowest reported to date. Low resistance contacts-differential series resistance of 1 to 2 Ω for 10 μm SiO2stripe-geometry contact-can consistently be directly applied to tile top confining layer, thus dispensing with file need of a cap layer. CW operation at room temperature has been achieved with these three-layer devices.

Published in:

Quantum Electronics, IEEE Journal of  (Volume:17 ,  Issue: 5 )