By Topic

A 32/24 bit digital audio signal processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Y. Matsushita ; Texas Instrum. Japan Ltd., Tokyo, Japan ; T. Jibiki ; H. Takahashi ; T. Takamizawa

A digital signal processor of novel architecture developed for high-performance audio applications and realizing a new level of parallelism and dynamic range is presented. The chip, featuring 32-b×24-b multiplier/accumulator and 80-ns cycle time, is fabricated using 1.2-μm CMOS double-level metal technology. The performance of audio signal processing is efficiently increased by parallel operation of (calculations and data transfers) and by the configuration of the arithmetic logic unit and the MAC (multiplier and accumulator). The MAC gives sufficient dynamic range for high-precision audio signal processing. Two 24×256 words of data RAMs enable users to execute over 500 taps of FIR (finite impulse response) filtering with one processor. The cascade configuration of the processors enables users to execute very long taps of FIR filtering

Published in:

IEEE Transactions on Consumer Electronics  (Volume:35 ,  Issue: 4 )