Cart (Loading....) | Create Account
Close category search window

An 80-NS NDRO ferrite core memory design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bosch, L. ; IBM Corporation, Poughkeepsie, N.Y. ; Flaker, R. ; Hottenrott, H. ; Lockhart, N.

The use of fast-rising short-duration pulses in the design of a 1K - 144 bit NDRO memory with permeability sensing leads to high-frequency considerations not normally encountered in ferrite core memories. In particular, the high-frequency character of the device must be recognized to properly evaluate cycle time capabilities and array transmission. The design of this memory centers around a 2-core-per-bit word-organized array. The array was optimized with the aid of a computer analysis that considered the device, array geometry, and line termination as variables. The performance of this system has been tested by a cross-section model incorporating full length, fully populated word and digit lines.

Published in:

Magnetics, IEEE Transactions on  (Volume:3 ,  Issue: 3 )

Date of Publication:

September 1967

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.