Referenced Items are not available for this document.
The commenter points out that an analog implementation of the fractional N phase-locked loop variable frequency synthesis technique described by J.P. Hauser (ibid., vol.38, no.6, p.1141-4, 1989) results in a novel minimization of active hardware, but that there are significant performance compromises. The original author's reply is included.<
Published in:
Instrumentation and Measurement, IEEE Transactions on
(Volume:39
,
Issue:
3
)
Date of Publication: June 1990
- Page(s):
- 550 - 551
- ISSN :
- 0018-9456
- INSPEC Accession Number:
- 3711096
- Digital Object Identifier :
- 10.1109/19.106293
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- June 1990
- Sponsored by :
- IEEE Instrumentation and Measurement Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
