By Topic

A fast 256×4 CMOS DRAM with a distributed sense and unique restore circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

A 256 K×4 CMOS dynamic RAM has been fabricated using a double-poly single-metal n-well CMOS technology with a distributed sense and unique restore (DSR) circuit. The bit line is divided into two segment bit lines, and both n-channel and p-channel latches are connected to each segment bit line in the DSR structure, which provides an improved signal-to-noise ratio and saves the silicon area for decoders and an extra metal layer. The sensing scheme of the distributed sense and unique restore circuit is discussed. The novel bit-line precharge voltage (VPR) generator, which actually holds the VPR at V/SUB cc//2, is described.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:22 ,  Issue: 5 )