By Topic

A CMOS VAX microprocessor with on-chip cache and memory management

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)

A single-chip 32-b microprocessor designed in a 2-μm (drawn) CMOS process with two layers of metal interconnect is described. The microprocessor implements the VAX architecture. A one-transistor dynamic RAM cell is used to build a 1-kbyte instruction and data cache. The chip contains 134000 transistors, is 9.4×9.7 mm/SUP 2/ large, operates at 5.0 V, and dissipates 1.5 W.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:22 ,  Issue: 5 )