By Topic

Noise-generation analysis and noise-suppression design techniques in megabit DRAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

A detailed noise-generation model of peak current and voltage-bouncing noise for DRAMs is presented. This model was found to be a very effective tool for predicting and analyzing quantitative bouncing noise level in noise-suppress circuit design, especially for high-performance high-density DRAMs. The resulting performance for the fabricated NMOS 1-Mb DRAM is 100-mA peak current, 6-mA/ns current transition rate, and 0.27-V output voltage-bouncing noise for a standard system board.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:22 ,  Issue: 4 )