Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Studies in LSI technology economics. III. Design schedules for application-specific integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

For pt.II see ibid., vol.SC-21, no.2, p.297 (1986). It is shown that application-specific integrated circuit (ASIC) design schedules are a function of design manpower. There are no significant tradeoffs in managing schedules besides changing the basic design productivity associated with different design methodologies. A quantitative model of the schedule as a function of manpower has been developed based on 81 designs (full custom, cell-based standard cell, and gate-array) from 21 companies. A schedule in weeks equals man-weeks for one-man projects and is proportional to the curve root of man-weeks. Schedules can be reduced by increasing productivity through chip partitioning and, only to a limited extent, through increases in manpower. Increasing productivity through the use of semicustom design methodologies is the most effective method of reducing schedules and costs, since it fundamentally changes the design process.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:22 ,  Issue: 2 )