By Topic

Design and implementation of quaternary NMOS integrated circuits for pipelined image processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A pattern-matching procedure for performing four-valued image processing based on cellular logic operation is proposed, allowing two different templates to be processed simultaneously in a pipelined manner. Based on these double pattern-matching cells, a compact NMOS image-processing chip has been implemented. It is demonstrated that the compactness comes from reduced interconnections in the double pattern-matching cells using a quaternary multiplexer or T gates, realized with pass transistors and multiple ion implants.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:22 ,  Issue: 1 )