By Topic

Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance stages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A novel four-quadrant CMOS analog multiplier has been designed and integrated using linearized differential stages as basic building blocks. The multiplier offers high input resistance and linear input ranges of ±2.5 V for a supply voltage of ±5 V. A 3-dB bandwidth of at least 1.6 MHz is attainable for either input.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:21 ,  Issue: 6 )