Skip to Main Content
A CMOS pipelined video signal processor for use in digital NTSC/PAL color TV equipment, fabricated in a 2.0-μm double-layer poly-Si CMOS technology, is discussed. A picture quality enhancement is achieved by using newly developed filter functions which include an intrafield adaptive separation of composite signals into the luminance, Y, and chrominance, C, spectra, and an adaptive contour compensation. Also integrated are the Y-signal-processing functions, e.g., the contrast setting, the black level correction, and the delay compensation. The device contains 88000 transistors and operates with a lower power of 450 mW at a system clock of 14.3(NTSC)/17.7(PAL) MHz, which is equal to four times the color subcarrier frequency. The chip dimensions are 8.12×6.45 mm/SUP 2/. The design goal was achieved through the development of a cost-effective system algorithm, CMOS pipelined logics, and an on-chip two-line-delay storage.
Date of Publication: Oct 1986