Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macrocell VLSI | IEEE Journals & Magazine | IEEE Xplore