By Topic

Design of high-speed digital filters suitable for multi-DSP implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

A multipath signal processing scheme is proposed to overcome the limitation on throughput rate of present-day LSI devices using a number of digital signal processors. Two methods are proposed to realize a given transfer function H(z) for a digital filter with a throughput rate speed that is N times higher than in conventional methods. The first method, the delayed multipath approach, uses an N-path structure as a building element. These N elements are connected successively with increasing delay units to realize a given transfer function. The second method preprocesses the input signal sequence with an FFT processor and follows it up by N of constituent transfer functions derived from H(z) having real coefficients. The output of these N constituent transfer functions is finally post processed by an inverse FFT processor to obtain the desired output signal. The number of the constituent transfer functions is double for a special case when the transfer function to be implemented has complex valued coefficients.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:21 ,  Issue: 1 )