By Topic

TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

TOPOLOGIZER is an expert system for the design of CMOS cells. TOPOLOGIZER uses heuristics (rules) specified by an expert designer to produce a custom-fit symbolic leaf-cell from a transistor connection description and a description of the environment in which the cell will reside. A symbolic layout system converts the symbolic description to a mask level description.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:20 ,  Issue: 3 )