By Topic

A Receiver IC for a 1 + 1 Digital Subscriber Loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A receiver IC for a 1 + 1 digital transmission system is presented. It includes all the functions necessary for data recovery (high-pass filtering, automatic gain control (AGC), clock extraction, decision circuitry) and for supplying the control code to a separately integrated echo canceller. A total switched-capacitor (SC) approach with digital control is used and a complete description of the receiver architecture is given. The techniques for combatting errors introduced in the analog domain by clock feedthrough and digital crosstalk are described. A special purpose program is described which simulates the whole receiver and overcomes the problems arising from the mixed sampled data/digital nature of the design. The IC has been fabricated in a 3- /spl mu/m p-well CMOS process.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:20 ,  Issue: 3 )