System Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Random logic design utilizing single-ended cascode voltage switch circuits in NMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

A method is described for improving the functional efficiency of logic circuits through cascoding. Significant performance and density improvements and a simultaneous reduction in power consumption can be achieved. This is demonstrated through a design example.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:20 ,  Issue: 2 )