By Topic

A CMOS automatic line equalizer LSI chip using active-RC filtering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Using digitally controlled RC-active filtering and a new digital circuit configuration, a CMOS automatic line equalizer LSI has been developed for a digital transmission system. This LSI can automatically equalize line losses of up to 42 dB with 0.2 dB precision even with bridged tap echoes up to two time slots away from the signal pulses, at a transmission rate of up to 200 kb/s. The chip size of 7.0/spl times/7.0 mm is realized through optimized circuit design and double polysilicon CMOS technology. The circuit design concept that permits high-speed operation with high precision and the characteristics of the fabricated LSI are described.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:19 ,  Issue: 4 )