By Topic

DIGEST: a digital filter evaluation and simulation tool for MOS VLSI filter implementations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A designer-oriented CAD tool which aids in the efficient implementation of MOS VLSI digital filters is presented. Two operation levels are provided: (1) a high level for direct filter analysis; and (2) a bit-parallel level for hardware-oriented simulations. Both levels used the same user specifiable macromodels and act on single or multiple rate digital filters with arbitrary topology. In addition to the direct analyses in the time and frequency domains, new analysis techniques are provided for the thorough characterization of finite-wordlength effects, such as noise, offset, output error, and small-scale limit cycles. These direct analyses avoid time-consuming simulations of digital filters which cannot guarantee proper operation with the actual quantizations. The DIGEST program provides a tool for the actual quantizations, as well as a tool for the verification of the effect of the designer's decisions on the filter characteristics.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:19 ,  Issue: 3 )