By Topic

A 1.5 ns 1K bipolar RAM using novel circuit design and SST-2 technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The authors describe a novel circuit design for very high-speed bipolar RAMs and the fabrication of: (1) address buffer with varying reference level only at the transient point, (2) memory cell with speed-up capacitor, and (3) sense amplifier with reduced logic stages. A 1K ECL RAM with these new circuits was fabricated using SST-2 (super self-aligned process technology). The access time of this RAM is improved by 50% as against a conventional RAM, and an access time of 1.5 ns is achieved at 0.7 W power dissipation. These results almost coincide with the simulated value obtained using SPICE2.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:19 ,  Issue: 3 )