By Topic

A mixed EFL/I/sup 2/L digital telecommunication integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A bipolar integrated circuit has been designed as part of a VLSI upgrade of an existing digital switching circuit. The chip exploits the OXIL (oxide isolated) process which makes it possible to use both high-gain `up' and `down' devices, for I/SUP 2/L (integrated injection logic) and EFL (emitter function logic) respectively. This allowed the circuit designers to tailor power consumption, circuit speed, and gate density as needed. In particular, the high-speed properties of EFL were utilized in the control section to provide accurate timing signals and satisfy tight propagation delay requirements in the register section. I/SUP 2/L, because of its greater density and low power, was used in the gate-intensive register sections. Another novel feature is the treatment of bus lines (up to 250 fanout) such as clock, clear, etc., in the I/SUP 2/L sections. The common multiline I/SUP 2/L drive problem has been overcome by using high-drive translators from EFL circuitry and a single pullup resistor per bus line to provide switched currents to all gates on that line.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:19 ,  Issue: 1 )