Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A subnanosecond 2000 gate array with ECL 100K compatibility

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Describes a subnanosecond-gate array with 2000 gates fabricated by an advanced bipolar process. A 700-ps delay time was achieved for a basic ECL gate under a general usage condition of a 3 fan-in, 3 fan-out and 3-mm wiring length, with power dissipation of 1.9 mW/gate. A 450-MHz typical toggle frequency has been obtained by using a series-gated flip-flop. Utilizing an integrated computer-aided design system, 100% routability has been attained for automatic placement and wiring in spite of 90% cell utilization. Low thermal resistance (6/spl deg/C/W) packages are used for this LSI chip to permit its installation in an air-cooled system.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:19 ,  Issue: 1 )