By Topic

A 256-point discrete Fourier transform processor fabricated in a 2 /spl mu/m NMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

The authors describe a 2-/spl mu/m NMOS single-chip processor which computes a 256-point Fourier transform in 6.5 ms by means of the DFT algorithm. This chip is primarily intended for speech processing applications such as voice recognizers, pitch extractors, and DFT vocoders. The DFT algorithm has been implemented wih two parallel multipliers, an accumulator/shifter and two ROMs with separate address computation units. The processor contains over 20,000 transistors and dissipates ~400 mW when operating at a clock frequency of 10 MHz. The die size is only 12.5 mm/SUP 2/ as a result of the use of a full-custom design method and the incorporation of low-resistance implanted As/SUP +/ undercrossings within the logic circuitry.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:18 ,  Issue: 5 )