Cart (Loading....) | Create Account
Close category search window
 

An NMOS operational amplifier for an output buffer of analog LSIs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The amplifier contains three gain stages to achieve the overall gain of 70 dB and a buffer stage to drive a capacitance of 200 pF. A monolithic NMOS 10-bit D/A converter including this amplifier as an output buffer has exhibited 10-bit absolute linearity.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:17 ,  Issue: 5 )

Date of Publication:

Oct. 1982

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.