By Topic

The impact of testing on VLSI design methods

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

The question `why design for testability'? is answered by discussing some existing test philosophies. Exhaustive testing, functional testing, and structural testing are treated, also with regard to their usefulness for VLSI circuits. There is no general agreement on how to design for testability. Various approaches exist, and each has its specific applications. Some of these approaches are discussed in detail, also regarding the influence of the complexity on necessary CAD tools for test pattern generation.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:17 ,  Issue: 3 )