Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

dRAM Design Using the Taper-Isolated Dynamic RAM Cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

The TI dRAM cell, a MOSFET with two dynamically programmable threshold states, is very attractive for VLSI dRAM's because of its potential 3X density advantage over the one-transistor and -capacitor (1-T) cell, 10X lower leakage at high temperatures compared to the 1-T cell, and its immunity to soft errors. Linear scaling of the 1-T cell by a factor k reduces the available signal by ~k3, whereas the charging current for the TI RAM cell is invariant to scaling since the W/L ratio remains constant allowing it to scale to higher density. An experimental array (64 rows by 8 columns), representing a cross section of a 16K dRAM, with on-chip decoding and sensing has been fabricated using the TI RAM cell as the memory element, Using 4-spl mu/m design rules, the cell size was 204 μm2 due to pitch requirements for the decoder and sense amplifier. This compares with 170-200 μm2 for the 1-T cell using 2.5-μm design rules being fabricated in the 64K dRAM's today. The array which is compatible with 5-V-only operation was designed to provide diagnostic capability rather than speed and shows the data can be accessed 85-100 ns after the CAS signal, In this paper, the physics of the TI RAM cell are discussed as well as circuit considerations for its implementation into an array.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:17 ,  Issue: 2 )