By Topic

Charge-coupled analog-to-digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

Reports on the experimental results of a 4-bit charge-coupled A/D converter which was proposed earlier by the authors, and has been implemented in a monolithic chip form. It was fabricated using p-channel CCD technology and has a die size of 4200 mil/SUP 2/. The typical operating frequency range was from 250 Hz to 100 kHz. A discussion is made on a layout technique to conserve the nominal binary ratio of (8:4:2:1) among the areas of four charge-measuring potential wells (M wells). The effect of `dump slot', which has been hypothesized as the cause of excessive nonlinearity (≥1/2 LSB) in the A/D conversion, is described. A novel input scheme called `slot zero insertion', which has been devised to circumvent the `dump slot' effect, is described.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:16 ,  Issue: 6 )