By Topic

A 64 Kbit MOS dynamic RAM with novel memory capacitor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

A 64 Kbit dynamic RAM is described. The RAM features a novel memory cell using a polysilicon-dielectric-polysilicon (PDP) capacitor. This structure provides performance and density advantages over the conventional approaches. A new sense amplifier configuration is also described in detail. It multiplexes two pairs of bit lines for each sense amplifier. Thus the number of memory cells per bit line is halved. This reduces the length of each bit line, thereby increasing the signal voltage available to the sense amplifier. A compatible dummy cell design is included in the discussion. Using conservative processing (3.5 /spl mu/m device channel length with 700 /spl Aring/ gate oxide thickness) a die size of 3.2 mm/spl times/7.9 mm is achieved. Experimental data are presented in the text.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:15 ,  Issue: 2 )