By Topic

A 300 V//spl mu/s monolithic voltage follower

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

An open-loop, JFET input, high-speed buffer, designed without feedback, is described. Careful biasing of source and emitter followers ensures accurate unity gain and gain linearity with 10 mA of load current. A unique quasi-quad input FET layout provides excellent matching and thermal gradient cancellation and simultaneously optimizes speed performance. Offset voltage is permanently adjusted at wafer test by Zener-zap trimming. The output is capable of driving large capacitive loads with 70 mA of peak current.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:14 ,  Issue: 6 )