By Topic

An analog CCD reformatting memory employing two-dimensional charge transfer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

An analog CCD reformatting memory has been designed and fabricated using an n-channel double level polysilicon gate process. This unique CCD structure employs two-dimensional charge transfer cells in a 32/spl times/32 element array which is accessed by means of integrated CCD demultiplexer and multiplexer structures resulting in greater dynamic range than observed in previous line-addressed designs. The design and operation of this structure are discussed, and examples of applications in analog signal processor architectures are described.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:14 ,  Issue: 6 )