Cart (Loading....) | Create Account
Close category search window
 

Optimization of GaAs MESFET logic gates with subnanosecond propagation delays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

This paper describes the optimization of logic gates using GaAs MESFETs. Nonlinear stored charges are evaluated, and propagation delays and power dissipations are computed for logic gates with and without load driver. The performances of these two circuit alternatives are compared, and parameter values are optimized to provide a minimum propagation delay for a given power allocation.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:14 ,  Issue: 4 )

Date of Publication:

Aug 1979

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.