By Topic

A system-oriented 5 V NMOS LSI circuit for data acquisition and front-end digital control

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

A 5 V n-channel enhancement/depletion circuit performs 8 bit data acquisition with a 5 V analog input range. It provides front-end digital control with adjustable set point and hysteresis. A simple constant-slope converter was developed, which is calibrated for a given application by tuning the built-in clock oscillator and adjusting the only reference, analog ground. For temperature compensation, the oscillator and the current source track with temperature. Digital subtraction was implemented with a three-decade synchronous BCD up/down counter, which produces positive or negative readings by a reversal of the counter. The circuit has a multiplexed three-digit TTL compatible BCD output. The chip size is 13 mm/SUP 2/ and it consumes 150 mW.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:14 ,  Issue: 3 )