By Topic

Substrate voltage bounce in NMOS self-biased substrates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

The problem of substrate voltage bounce is discussed for NMOS LSI random logic designs which operate from self-biased substrates. Using chip capacitance and switching noise probability models, the impact of voltage bounce on threshold voltage variation (V/SUB T/-sigma) is illustrated and a comparison is made with designs operating from externally biased substrates. To achieve the potential performance improvement made possible through the use of substrate generators, off-chip capacitors are recommended to improve V/SUB T/-sigma control.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:13 ,  Issue: 4 )