By Topic

A four-point electrical measurement technique for characterizing mask superposition errors on semiconductor wafers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Data are obtained using a microelectronic van der Pauw resistor structure in conjunction with automated test, computing, and graphic display equipment. Computer-drawn vector displacement maps, equivalue contour maps, and histograms are used to display the data in a format which assists in the interpretation of sources of MSE. A six-parameter model which takes into account mask translation, rotation, and expansion is shown to fit successfully the data obtained from test wafers masked using conventional alignment equipment. A comparative evaluation of the performance of a group of aligners used for manufacturing integrated circuits is given, and an investigation of the consequences of masking silicon wafers which have been subjected to high-temperature processing is performed.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:13 ,  Issue: 4 )